跳到正文
研踪PaperTrail
← 研踪 PaperTrail

arXiv:2611.06139 · v1

Pauli Gadget Synthesis for Gatesets with Arbitrary Even Arity Clifford Gates

首次提交 2026-11-04 16:22
版本更新 2026-11-04 16:22
雷达观测 2026-11-05 11:10
arXiv ↗PDF ↗

摘要

We propose an algorithm that can synthesize circuits to gate sets consisting of a 2n-arity Clifford gate and arbitrary single qubit rotations. To do this, we represent the circuit as a sequence of Pauli gadgets and jointly synthesize them by placing the multi-qubit Clifford in the synthesized circuit and pushing its adjoint through the remaining gadgets such that some qubits are disconnected from some gadgets. The pushed gadgets are collected in a Clifford tableau, which is decomposed afterwards. With the help of our algorithm we run experiments where we synthesize circuits to varying sizes of target multi-qubit gates. These experiments indicate that increases in gate size can lead to smaller output circuits, and that different connectivity constraints have meaningful differences in how higher arity gates effect the circuit sized.

作者备注:In Proceedings QPL 2026, arXiv:2611.04069

期刊信息:EPTCS 456, 2026, pp. 18-39

AI 论文解读

基于摘要 · 非全文审阅

此版本尚未生成 AI 解读。解读由后台任务生成并按论文版本保存,登录后共享已有结果。

版本差异

目前只观测到一个版本,无法比较变化。之后收录新版本时,会在这里对照标题、作者、分类和摘要。

观测到的版本

相邻记录可能跳过中间版本;首次发现 v2 及以上也会标为版本更新。

v1 · 2026-11-04 16:22 · 最新观测版本

Pauli Gadget Synthesis for Gatesets with Arbitrary Even Arity Clifford Gates

We propose an algorithm that can synthesize circuits to gate sets consisting of a 2n-arity Clifford gate and arbitrary single qubit rotations. To do this, we represent the circuit as a sequence of Pauli gadgets and jointly synthesize them by placing the multi-qubit Clifford in the synthesized circuit and pushing its adjoint through the remaining gadgets such that some qubits are disconnected from some gadgets. The pushed gadgets are collected in a Clifford tableau, which is decomposed afterwards. With the help of our algorithm we run experiments where we synthesize circuits to varying sizes of target multi-qubit gates. These experiments indicate that increases in gate size can lead to smaller output circuits, and that different connectivity constraints have meaningful differences in how higher arity gates effect the circuit sized.

查看此版本解读 →查看此版本原文 ↗