跳到正文
研踪PaperTrail

论文库

检索计算机领域论文,按研究方向、作者或关键词筛选。

部分采集异常
正在读取账号与研究记录…

全站更新概况

+0新增论文
+0其中 AI 相关
+2已有论文修订
+100新增 AI 导读

arXiv 最近完成扫描:2026-11-15 03:37 · 全站最近入库:2026-11-14 15:09各信源进度 →

统计口径与数据新鲜度

统计 2026-11-14 04:31 — 2026-11-15 04:31(北京时间) · 点击数字查看对应简报;AI 相关包含在新增论文内。

最近完成检查:2026-11-15 03:37最近发现新增版本:2026-11-14 15:09库内论文最新更新时间:2026-11-13 02:59

每分钟刷新已保存的数据。空检查不代表采集异常;新收录可能包含历史论文。AI 导读按新增版本计数。

23,348 已收录论文19,580 AI 相关6,729 有修订112 HF 社区发现

浏览论文库

时间范围跟随排序:版本更新、本站收录或首次发表。最新收录可能包含历史论文。部分信源异常,查看状态 →

找到 1 篇论文 · 按版本更新时间排序上轮扫描起点 2026-11-15 03:36(北京时间)
新论文 · v1arXiv:2610.39638

MRUD: Maximally Redundant Unsigned Digit Number Systems for High-Performance Arithmetic Units

Samaneh Rahimi, Ali Azarpeyvand

原文摘要

Signed digit redundant number systems such as Maximally Redundant Signed Digit (MRSD) enable carry-free addition but introduce significant overhead in multiplication due to the presence of both positive and negative bits. While Unsigned Digit Redundant (UDR) systems have shown promise in radix-2, their extension to higher radices remains unexplored. This work presents the first generalized Maximally Redundant Unsigned Digit (MRUD) number systems for high-radix arithmetic, extending UDR representations from radix-2 to radix-$2^h$ while preserving carry-free addition. The proposed framework includes digit encoding, digit extension, arithmetic operations (addition, subtraction, and multiplication), sign inversion, forward/reverse conversion algorithms, overflow/underflow detection, and hardware architectures for both signed and unsigned MRUD representations. Unlike MRSD, which is inherently limited to signed arithmetic, MRUD supports both signed and unsigned representations, similar to conventional binary systems. Evaluations across three multiplier modes---RRR (Redundant inputs, Redundant output), BBR (Binary inputs, Redundant output), and BBB (Binary inputs, Binary output)---as well as Multiply-Accumulate (MAC) units, using the FreePDK 45nm library, demonstrate that MRUD achieves up to 30\% lower delay, 26\% smaller area, and 87\% lower power than MRSD. In BBR mode, MRUD achieves up to 43\% delay reduction over the best conventional architecture for 32$\times$32 operands, while in Multiply-Accumulate (MAC) units, performing reverse conversion only once at the end yields up to 64\% higher throughput than DesignWare and over 150\% higher than Wallace. These results demonstrate that MRUD enables high-radix redundant arithmetic with significantly improved multiplier and MAC performance, making it an efficient alternative to conventional signed digit redundant number systems.

cs.AR · eess.IV