跳到正文
研踪PaperTrail
← 研踪 PaperTrail

arXiv:2611.09518 · v1

Memory as a Temporal Resource: Lifetime Contracts for Multi-Retention Systems

首次提交 2026-11-06 22:32
版本更新 2026-11-06 22:32
雷达观测 2026-11-09 13:22
arXiv ↗PDF ↗

摘要

Computers move and rewrite data whose useful lifetimes range from inner-loop iterations to years, yet memory systems usually hide retention as a fixed physical property. We argue that required lifetime should become a first-class resource across algorithms, programming systems, controllers, and devices. Building on prior lifetime-aware placement, we propose an event-based validity contract that links application completion events to retention-class selection and renewal of protection. Applications would be enabled to express semantic contracts such as ``until this tile completes'' and the system will map data to homogeneous arrays engineered for ephemeral, epoch, or durable retention and preserve correctness through margins, ECC, refresh, migration, or recomputation. We present a trace-based simulator and FPGA prototype that exercises class migration.

AI 论文解读

基于摘要 · 非全文审阅

此版本尚未生成 AI 解读。解读由后台任务生成并按论文版本保存,登录后共享已有结果。

版本差异

目前只观测到一个版本,无法比较变化。之后收录新版本时,会在这里对照标题、作者、分类和摘要。

观测到的版本

相邻记录可能跳过中间版本;首次发现 v2 及以上也会标为版本更新。

v1 · 2026-11-06 22:32 · 最新观测版本

Memory as a Temporal Resource: Lifetime Contracts for Multi-Retention Systems

Computers move and rewrite data whose useful lifetimes range from inner-loop iterations to years, yet memory systems usually hide retention as a fixed physical property. We argue that required lifetime should become a first-class resource across algorithms, programming systems, controllers, and devices. Building on prior lifetime-aware placement, we propose an event-based validity contract that links application completion events to retention-class selection and renewal of protection. Applications would be enabled to express semantic contracts such as ``until this tile completes'' and the system will map data to homogeneous arrays engineered for ephemeral, epoch, or durable retention and preserve correctness through margins, ECC, refresh, migration, or recomputation. We present a trace-based simulator and FPGA prototype that exercises class migration.

查看此版本解读 →查看此版本原文 ↗