跳到正文
研踪PaperTrail
← 研踪 PaperTrail

arXiv:2611.15694 · v1

Optimization of Finite Alphabet Message Passing Decoding on Fully Node-Parallel Architectures for 5G LDPC Codes

首次提交 2026-11-12 00:32
版本更新 2026-11-12 00:32
雷达观测 2026-11-13 14:16
arXiv ↗PDF ↗

摘要

In this paper, we propose a novel design method for the lookup tables (LUTs) of the minimum reconstruction, computation, and quantization (min-RCQ) LDPC code decoding algorithm. The proposed design method uses Bayesian optimization and samples from a subspace of the design space. The novel design method does not require knowledge about the channel or the modulation format and uses the frame error rate (FER) as loss function. The design method is applicable to irregular low-density parity-check (LDPC) codes with puncturing and shortening. Furthermore, the design method creates a set of iteration-agnostic LUTs that can be used over all iterations, which makes this approach suitable for fully node-parallel decoder architectures. We show that our proposed approach achieves a 38.6 % better energy efficiency than a state-of-the-art normalized min-sum (NMS) decoder without loss in error correction performance.

AI 论文解读

基于摘要 · 非全文审阅

此版本尚未生成 AI 解读。解读由后台任务生成并按论文版本保存,登录后共享已有结果。

版本差异

目前只收录了一个版本。收录下一版后,可以对照标题、作者、分类和摘要。

观测到的版本

相邻记录可能跳过中间版本;首次发现 v2 及以上也会标为版本更新。

v1 · 2026-11-12 00:32 · 最新观测版本

Optimization of Finite Alphabet Message Passing Decoding on Fully Node-Parallel Architectures for 5G LDPC Codes

In this paper, we propose a novel design method for the lookup tables (LUTs) of the minimum reconstruction, computation, and quantization (min-RCQ) LDPC code decoding algorithm. The proposed design method uses Bayesian optimization and samples from a subspace of the design space. The novel design method does not require knowledge about the channel or the modulation format and uses the frame error rate (FER) as loss function. The design method is applicable to irregular low-density parity-check (LDPC) codes with puncturing and shortening. Furthermore, the design method creates a set of iteration-agnostic LUTs that can be used over all iterations, which makes this approach suitable for fully node-parallel decoder architectures. We show that our proposed approach achieves a 38.6 % better energy efficiency than a state-of-the-art normalized min-sum (NMS) decoder without loss in error correction performance.

查看此版本解读 →查看此版本原文 ↗